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Abstract
Traditionally, the delay margin of a looped system is computed by
considering both the controller and system representations that evolve in
the same space (e.g. either continuous or discrete-time). However, as in
practice the system is continuous and the controller is mostly embedded
in a computer, the looped - controller / system pair - model is hybrid.
As a consequence, the computed delay margin might vary with respect to
the continuous (or discrete one). This paper proposes a novel approach to
compute the exact delay margin of hybrid systems, and more specifically,
when a discrete-time controller is looped with a continuous-time system.
The main interest is then to provide the practitioners with a way to select
the appropriate discretization technique for maximizing the delay margin
and to be able to exactly evaluate the delay margin before implementation
on target. The main idea is to approximate the discrete-time controller
with an equivalent continuous-time one (often with higher order) and to
exploit the classical continuous-time frequency-based analysis strategies.
1 Introduction
1.1 Foreword and preliminary comments
Most of the engineering systems or processes are naturally modeled using a set
of continuous-time linear ordinary differential and algebraic equations S as
S :
{
Ex˙(t) = Ax(t) +Bu(t)
y(t) = Cx(t) +Du(t)
(1)
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which associated complex-valued nu×ny transfer function reads H(s) = C(sE−
A)−1B +D ∈ L∞, where L∞ stands for the space of (here rational) meromor-
phic functions with no singularities on the imaginary axis (nu and ny stand for
the input and output dimensions). Then, based on S as given in (1), a stabi-
lizing and (generally) stable linear continuous-time controller equipped with a
realization
Sc :
{
x˙c(t) = Acxc(t) +Bcy(t)
u(t) = Ccx(t) +Dcy(t)
(2)
with ny × nu complex-valued transfer function Hc(s) = Cc(sI − Ac)−1Bc +
Dc ∈ H∞, is designed. Such a control law is traditionally optimized using
any continuous-time controller tuning method to ensure closed-loop stability
and some performances. Then, stability margins, such as the delay one (DM),
defined as the maximal delay in the loop leading to closed-loop instability, are
usually measured before further implementation. However, even if controllers
are mostly designed in the continuous-time domain, the associated control law
is almost always implemented on a computer working with a constant sampling
time h ∈ R+, involving a discrete-time representation Sd of the controller (2),
described as a set of difference equations as [1, 2]
Sd :
{
xd(k + h) = Adxd(k) +Bdy(k)
u(k) = Cdxd(k) +Ddy(k)
(3)
with ny×nu complex-valued transfer function Hd(z) = Cd(zI−Ad)−1Bd+Dd ∈
D, where D stands for the unit disk centered in 0. With reference to (3), k
denotes the sampling index. Moreover, for sake of simplicity, as we considered
Sc to be a stable (i.e. ∈ H∞) control dynamical process, we will also consider
Sd as a stable one (i.e. ∈ D)1.
When a continuous dynamical operator, here the controller Sc, is given as
a transfer function Hc ∈ H∞, to obtain the exact discrete representation Sd,
the Laplace differential operator s must be replaced by an (irrational) difference
operator z = esh (thus s = 1h ln(z) ), where h is the sampling time. Such an
operation leads then to an irrational complex-valued transfer function Hirrat.
given as
Hirrat.(z) = Cc
(
1
h
ln(z)I −Ac
)−1
Bc +Dc (4)
In practice, such an irrational operator is approximated with a rational form
according to the selected implementation scheme. This approximation is usually
based on different exponential series expansion. To this aim, several algorithms
with advantages and drawbacks can be used to approximate the continuous
controller as a set of difference equations. This problem has been addressed for
many years and there exist methods involving dedicated criteria such as [3, 4, 5].
In practice, the classical methods known as the backward, forward or bilinear are
1Still, reader may consider unstable controllers. However, this will weight the presentation
of the present paper.
used. These latter lead to different values of the {I, Ad, Bd, Cd, Dd, h} quadru-
plet defining the so-called discrete-time model given in (3). In such a case, the
main concern will be the conservation of the controller stability (or eventually
instability). Then, hopefully the performances and delay margin computed us-
ing the continuous system (1) and controller (2) are kept the same as h is small
enough. However, the discretization step always introduces modifications and
signal distortion.
Although techniques for directly synthesizing discrete-time control laws are
available in the literature (see e.g. [6, 7]), the most common practice for control
engineers, is to design first a continuous-time controller, which is afterwards
converted into a discrete one. Several considerations lead to this choice:
• Direct design of discrete-time controllers requires a pre-determination of
the sampling time in order to model plant, noise, process, disturbances,
etc. [8]. Upper bounds for the sampling time can only be obtained after
considering closed-loop bandwidth and, depending on specifications, this
may only be available after controller design. Since this obvious dilemma
does not occur in continuous-time controller design, it may be reason-
able to design first a continuous-time controller, which is in a second step
approximated by a discrete-time one.
• Due to the continuous nature of many dynamical systems, the design of
continuous-time controller is easiest and seems more appreciated by the
practitioners (researchers may also note that the control literature is way
larger). Engineers are naturally more comfortable with continuous-time
methods (manual tuning of controller’s gains linked to physical parameters
of the plant) and lot of efficient design methods are difficult to transpose
to the discrete case.
Moreover, one may note that discretizing first the model, then synthesizing a
control law directly in the discrete-time domain, would lead to the same problem
of stability analysis of hybrid system when looping with the real continuous-time
model.
In all cases, the discrete-time controller Sd given in (3) is an approximation
of the nominal continuous-time one. Therefore, one may expect an impact on
the behavior of the closed-loop system when connecting the actual plant and
the embedded controller.
To deal with this problem, delays introduced in the actual control loop due to
the corresponding embedded architecture (communication process, scheduling
and computation tasks) [9, 10] have also to be considered. Here again, the stabil-
ity and performance of dynamical system including delays, jitters or drop-outs
is addressed in the literature. However, the actual interconnection discrete-time
controller / continuous-time plant is rarely taken into account and to the best
of our knowledge, classical stability or performance criteria cannot easily be
derived. Note however that there exist numerical tools allowing the simulation
of embedded controllers (real-time implantation, scheduling, network transmis-
sions, ...) and continuous plant dynamics like Matlab Simulink toolboxes
[11, 12], Ptolemy-HLA distributed co-simulation framework [13] and approaches
involving hardware in the loop.
Thus, when implementating a controller in a real digital computer architec-
ture, the following question should first arises: how the digital controller will
impact stability and performance of the closed-loop system ? Behind this ques-
tion, there is the issue of stability and performance analysis of hybrid systems,
which is a difficult point, in spite of recent breakthrough [14].
1.2 Contribution
Given the above considerations, in this paper, we propose to compute a more
exact delay margin (denoted DM), taking explicitly the connection of the
continuous-time plant and discrete-time controller. The proposed solution takes
benefit from the use of advanced model approximation methods. More specif-
ically, by exploiting recent improvement in dynamical system approximation
such as the data-driven Loewner framework (see e.g. [15] and [16, 17] for some
applications) or H2-oriented approximation techniques embedded in the TF-
IRKA (see e.g. [18, 19] and [20] for applications), this paper proposes a novel
method to compute the exact delay margin. The idea, detailed and illus-
trated in the rest of the paper, consists in approximating the exact discrete-
time complex-valued irrational model of the controller Hirrat.(z) given as in
(4) by a continuous-time complex-valued rational function Hˆd(s), which can be
used in place of (4) for evaluating the classical continuous-time delay margin
computation methods. The overall approach is validated on a simple example,
illustrating the difference between the continuous theoretical and real hybrid
delay margin.
Remark 1 (About the “real” delay margin) Along the paper, we talk about
“real” delay margin. This terminology might be complex to define in the con-
text of hybrid systems. Here, we will consider the real delay margin using two
different approaches: the (i) ODE approach and the (ii) real-time software ap-
proach. First, in the former case (i), the minimal delay leading to the instability
is obtained when solving the looped continuous / discrete-time system with an
ODE solver and an adaptive step. As a matter of consequence, we will con-
sider a destabilizing case when the ODE solver leads to a diverging output signal
sequence. Obviously, from a numerical point of view, this also might be ques-
tionable. Second, when considering the latter case (ii), a dedicated real-time
environment, different from the traditional Matlab based one, is being used to
cross check the approach (this latter is detailed at the end of the paper).
1.3 Notations and paper structure
Notations: in this paper we denote N, R and C, the natural, real and complex
values sets. The H2 space denotes the set of complex-valued matrix functions
H(s) analytic over C+ and which inner product integral is bounded along the
imaginary axis, the H∞ space denotes the ones which supremum along the
imaginary axis is bounded. In addition, RH• denotes the spaces of rational
functions in H•. Then L∞(ıR) = H∞(C+)⊕H∞(C−) and L2(ıR) = H2(C+)⊕
H2(C−). H(s) denotes the complex-valued transfer function, where s is the
Laplace variable, and S = (E,A,B,C,D) its associated realization of dimension
n. Similarly, the discrete-time transfer function, sampled at period h ∈ R+,
H(z) denotes the complex-valued transfer function, where z is the Z-transform
variable, and S = (E,A,B,C,D, h). Then, D and D denote the unit circle and
its complement, respectively.
Structure of the paper: after introduction in Section 1, Section 2 de-
scribes the main result of the paper, i.e. a methodology to obtain the exact de-
lay margin of a linear hybrid dynamical system, as well as a numerically reliable
procedure, denoted as Hybrid Systems Delay Margin Algorithm (HSDMA).
A numerical example, illustrating the proposed approach is given in Section 3.
Conclusions and perspectives are discussed in Section 4.
2 Main result: approximation-based hybrid sys-
tems delay margin computation
2.1 Algorithm general idea
Let us first describe the proposed Hybrid Systems Delay Margin Algorithm
(HSDMA) as in Algorithm 1. The steps of the following algorithm are detailed
after.
With reference to Algorithm 1, the HSDMA procedure first samples the
frequency response of the discrete-time controller Hd(z) up to the Nyquist fre-
quency defined by pi/h. Indeed, it is pointless to sample over with frequency
since the spectrum is simply repeated (Steps 1-3). Once this step is achieved,
input-output data of the frequency response of the discrete-time controller are
available and denoted as {ωi,Φi}Ni=1. Then, based on this data set, one then
computes a rational interpolant model Hˆd that ensures Hˆd(ıωi) = Φi (Step
4). This step may be achieved by any method, but here, we suggest to employ
the Loewner framework [21], recalled in the next subsection. Indeed, one main
strength of this method is that it enables ensuring interpolatory conditions as
in (7) with the rational model embedding the minimal McMillian degree r (this
latter being numerically computed using the Loewner pencil). Therefore, if N
is sufficiently large (i.e. N  r), the continuous-time model Hˆd(s) will per-
fectly reproduce the discrete-time one Hd(z), over the considered interval (up
to pi/h). Note that the case where under-sampling has been selected, i.e. if
r = N , one may simply re-sample with an increased N . Then, once Hˆr(s), the
continuous-time rational approximation of order r is obtained, one may simply
compute the delay margin as traditionally done with any continuous-time delay
margin method (Steps 6-7). Note that if the original controller Hd(z) is stable,
i.e. eigenvalues lie inside the unit disk D, the approximated continuous-time
rational controller Hˆd(s) should also be stable, i.e. eigenvalues should lie in C−.
Algorithm 1 Hybrid Systems Delay Margin Algorithm (HSDMA)
Require: H(s) as in (1), Hd(z) as in (3)
1: Set N ∈ N s.t. N  dim(Ad)
2: Set frequency grid {ωi}Ni=1 ∈ R+ satisfying
0 < ωi ≤ pi/h (5)
3: Compute the frequency response of Hd(z) (3) over {ωi}Ni=1 as
{Φi}Ni=1 = Hd(eıωih) (6)
4: Given {eıωih,Φi}Ni=1, compute the approximate model Hˆd ∈ H∞ or ∈ L∞
satisfying, for i = 1, . . . , N
Hˆd(ıωi) = Φi (7)
5: [opt.] If Hd(z) is stable (i.e. ∈ D), enforce Hˆd(s) to be stable too (i.e. ∈ H∞)
6: Compute L(s) = Hˆd(s)H(s)
7: Compute the delay margin DM, based on L(s)
The optional step 5 may be achieved following the proposed approach given
in [22], let to the reader discretion.
2.2 Notes on the Loewner-based approach for discrete-
time Hd(z) rational approximation with continuous-
time Hˆd(s)
Here we detail how to complete steps 3-4 of Algorithm 1, when a discrete-time
controller Hd(z) is given. After sampling of Hd(z) at z = e
ıωih, one obtains the
frequency responses {Φi}Ni=1 and thus the couple,
{eıωih,Φi}Ni=1 (8)
a set of frequency-domain (or complex-domain) ny inputs, nu outputs data
Φi ∈ Cnu×ny collected at varying frequencies eıωih ∈ C obtained by numerical
simulation. These data satisfy, for i = 1, . . . , N ,
u(eıωih) = Φiy(e
ıωih) (9)
where u(s) ∈ Cnu , y(s) ∈ Cny respectively are the Fourrier transform values
of the inputs u(t) ∈ Rnu and outputs y(t) ∈ Rny , evaluated at eıωih. In this
setting, the objective is to find a LTI dynamical model Hˆd(s) = Cˆ(sEˆ−Aˆ)−1Bˆ+
Dˆ, equipped with a realization of “complexity” r ∈ N given as
S :
{
Eˆ ˙ˆx(t) = Aˆxˆ(t) + Bˆy(t)
u(t) = Cˆxˆ(t) + Dˆy(t)
(10)
where xˆ(t) ∈ Rr denotes the internal variables2 and where
Eˆ, Aˆ ∈ Rr×r, Bˆ ∈ Rr×ny , Cˆ ∈ Rnu×r and Dˆ ∈ Rnu×ny
are constant matrices, for which the frequency response Hˆd(e
ıωih) well repro-
duces the data set {eıωih,Φi}Ni=1.
To this aim, the Loewner matrices offer a versatile and compliant framework
to deal with frequency-domain data, by seeking for a realization interpolating
these data, in the barycentric sense. More specifically, let be given left interpo-
lation driving frequencies {µj}qj=1 ∈ C with left output or tangential directions
{lj}qj=1 ∈ Cnu , producing the left responses {vj}qj=1 ∈ Cny and right interpo-
lation driving frequencies {λi}ki=1 ∈ C with right input or tangential directions
{ri}ki=1 ∈ Cny , producing the right responses {wi}ki=1 ∈ Cnu , one aims at find-
ing a realization Sˆ such that the resulting transfer function Hˆd is a tangential
interpolant of the data, i.e. satisfies the following left and right interpolation
conditions (note that here N = q + k and {eıωih}Ni=1 = {µj}qj=1
⋃{λi}ki=1):
l∗jHˆd(µj) = v
∗
j
for j = 1, . . . , q
}
and
{
Hˆd(λi)ri = wi
for i = 1, . . . , k
(11)
In practice, µj and λi are subsets of {eıωih}Ni=1, vj and wi are subsets of Φi.
Tangential directions are arbitrarily chosen in the general case, although it is
important ensuring that no rank loss are observed in the Sylvester equations,
later detailed (16)-(17), leading to transfer matching inaccuracy.
The main ingredient to achieve (11) is the Loewner matrix, which was de-
veloped in a series of papers (see e.g. [21, 23, 15]). In the sequel, we recall the
main steps. Let be given, the left or row data and the right or column data:
(µj , l
∗
j ,v
∗
j ), j = 1, . . . , q and (λi, ri,wi), i = 1, . . . , k (12)
Moreover, let us assume that λi and µj are distinct, then the associated Loewner
L ∈ Cq×k and shifted Loewner Lσ ∈ Cq×k matrices, also referred to as the
Loewner pencil, are constructed as follows, for i = 1, . . . , k and j = 1, . . . , q:
[L]j,i =
v∗j ri − l∗jwi
µj − λi , [Lσ]j,i =
µjv
∗
j ri − λil∗jwi
µj − λi . (13)
Then, by organizing the left and right interpolation data as:
M = diag(µ1, . . . , µq) ∈ Cq×q
L∗ = [l1 . . . lq] ∈ Cnu×q
V∗ = [v1 . . . vq] ∈ Cny×q
 (14)
2xˆ(t) ∈ Rr are the state variables if Eˆ is invertible.
and
Λ = diag(λ1, . . . , λk) ∈ Ck×k
R = [r1 . . . rk] ∈ Cny×k
W = [w1 . . . wk] ∈ Cnu×k
 (15)
the Loewner L and shifted Loewner Lσ matrices (13) satisfy the following
Sylvester equations:
LΛ−ML = LW −VR (16)
and
LσΛ−MLσ = LWΛ−MVR (17)
Consequently, following the main results of [21], given the right and left
interpolation data as in (12), and assuming that k = q, (L,Lσ) is a regular
pencil where λi or µj are not eigenvalues, and which has been simplified using
any rank revealing factorization such as
L ← −Y∗1LX1
Lσ ← −Y∗1LσX1
V ← Y∗1V
W ← WX1
(18)
where
L =
[
Y1 Y2
] [ Σ1
Σ2
] [
X∗1
X∗2
]
, (19)
the rational transfer function Hˆd(s) = Cˆ(sEˆ − Aˆ)−1Bˆ, with realization Sˆ :
(Eˆ, Aˆ, Bˆ, Cˆ, 0) constructed as
Eˆ = −L, Aˆ = −Lσ, Bˆ = V and Cˆ = W (20)
is a minimal descriptor realization and
H(s) = W(Lσ − sL)−1V (21)
interpolates the left and right constraints, i.e. ensures (11).
2.3 Theoretical considerations and comments
Now the main procedure and Loewner framework, tailored to approximate a
discrete-time dynamical model by a continuous-time one, has been detailed, let
us provide some arguments to assess the soundness of the approach given in
Algorithm 1.
The main idea behind the proposed procedures lies on the fact that the
delay margin is a frequency-based criteria which considers a Nyquist-like criteria.
Therefore, if one is able to accurately approximate any discrete-time controller
Hd(z) by a rational continuous-time one Hˆd(s), then the standard delay margin
may be computed simply in the continuous-time domain. The trick then stands
in being able to generate Hˆd(s). Actually, as above exposed, the Loewner
framework facilitates that by providing the minimal realization matching Hd(z).
In practice, this may lead to dimension of Hˆd(s) greater than Hd(z). Indeed, as
illustrated in the example Section 3, the discretization of a continuous controller
often introduces some distortion of the signal phase, which may only be captured
with irrational term or a larger realization.
3 Numerical application
3.1 Application of the HSDMA
As the overall procedure has been detailed in Section 2, let us illustrate it on a
simple but yet representative example, by focusing, for didactic reasons, on the
engineering soundness. Let us consider P a single input - single output plant
defined its transfer function or a state-space realization as in (1) given as:
P :
 x˙ =
[−10 −5
4 0
]
x +
[
0.5
0
]
u
y =
[
0 0.5
]
x
(22)
In addition, let us suppose that a continuous-time PI-like controller C, with
realization (2), has been designed such that the output feedback interconnection,
as represented Figure 1, is asymptotically stable. Moreover, the controller C is
designed to be Hurwitz. Then it reads
C :
 x˙c(t) =
[−0.001 7, 854
0 −62.83
]
x(t) +
[
0
8
]
y(t)
u(t) =
[
70 235.6
]
x(t)
(23)
Figure 1: Continuous-time closed-loop system
In this negative feedback control architecture, one can easily compute the
delay margin e.g. using the Matlab function allmargin. In this case, one
obtains a delay margin of 0.3254 seconds. Now by introducing a transport delay
block in the above Matlab Simulink environment, using and ODE solver with
adaptive time step, one can observe that a delay of 0.3254 seconds leads to an
auto-oscillating output (stable before, and unstable after).
In view of its implementation, controller C is now discretized with a constant
sampling time h. The resulting hybrid closed-loop is now represented on Figure
2, where the continuous-time controller has been replaced by its discrete-time
version.
Figure 2: Discrete-time closed-loop system
By selecting h = 0.02 and a bilinear approximation method to get Hd(z), one
can easily compute Hˆd(s) thanks to HSDMA. This new controller, obtained
for N = 200 logarithmically spaced frequency values, reproducing exactly the
representation Hd(z) has r = 18 state variables and the poles are between
−394.04 ± 876.74i and 0. It perfectly fits the behavior of the discrete one as
Hd(z) (the model is not given here for space limitations but Bode responses are
plotted on Figure 3).
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Figure 3: Controller Bode sampled gain (top) phase (bottom) responses of the
original continuous controller Hc(c), discrete-time Hd(z) (blue crosses), and its
approximation Hˆd(s), obtained at step 4 of HSDMA.
Thanks to this continuous controller, one can now compute the delay margin
e.g. with allmargin, proving a result 0.3255 which is a little bit higher than with
the original continuous controller (which was 0.3254). Indeed, this difference
comes from the small differences close to the Nyquist frequency in the Bode
response between Hc(s) and Hd(z).
Still using this illustrative example, let us now consider that the controller
has been sampled with different periods 0 < h ≤ 0.15 in order to catch the
continuous-time closed-loop bandwidth (which is close to 5.7 rad/sec). More-
over, let us consider different discretization methods, namely, backward, forward
and bilinear. Then, applying Algorithm 1 to compute the real delay margin
embedded with this sampling / discretization couple, and comparing with the
continuous-time based delay margin traditionally computed leads to Figure 4.
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Figure 4: Delay margin obtained when considering H(s) interconnected to Hc(s)
(solid blue), Hˆd(s) obtained with backward (black rounded), Hˆd(s) obtained
with forward (pink squared) and Hˆd(s) obtained with bilinear (red crossed)
transform.
First, as a main remark, the delay margins computed by the HSDMA given
in Algorithm 1 and reported on Figure 4 are exactly the same as the one obtained
by an ODE resolution with variable step size, when introducing a transport
delay in the loop. This then claims in favor to the proposed HSDMA method,
that provides the actual real delay margin. Then, as a second interesting remark,
one may note that, unless the backward approach, in some cases (here on this
example), the discretization may also result in an increase of delay margin,
which is not obvious. This last comment may then be taken into account when
selecting the discretization method.
Moreover, as the discrete-time controller is approximated by a rational continuous-
time one using the modified Loewner framework, even if the original controller
is of dimension 2, in all cases computed, the resulting approximated controller is
of considerably higher dimension, between 12 and 34 (depending on the method
and sampling time).
3.2 Comments on real-time and ODE solvers and real-
time simulation
For practitioners, the objective is usually to study the influence and stability
issues of the discrete-time controller on the closed-loop system. In traditional
scheme, this not easy to do and clearly, the standard delay margin is not precise
enough to evaluate it when interconnecting continuous and discrete-time models.
Therefore, the simulation-based approach is the last resort.
Still, in the ODE framework, the delay margin computed must be inter-
preted as the sum of any delays in the control-loop (representing computation
time, transport delays, etc. ) and the delays due to sample-hold blocks inevitably
present when interconnecting systems with different sample times. Then, this
delay margin can be verified by simulation by considering a closed loop system
including a transport delay of 0.305s and two rate transition blocks, acting as
Zero Order Hold. The complete sum of all these delays then leads to 0.3255
seconds (when considering the specific consideration detailed above), which is
exactly the one obtained with HSDMA.
In addition, the time-domain behavior analysis of the hybrid closed-loop sys-
tem is also addressed thanks to a real-time execution framework. This frame-
work is based on a toolchain including automatic code generation, scheduling
tools and real-time execution environment. In our case, this toolchain has been
exploited to increase the confidence level of our results previously presented.
Note that part of this toolchain was successfully used in [24] for a complete
flight control laws case study.
For the stability margin of the considered system, we first discretize the
plant with a period about a hundred times faster than the controller one’s and
we introduce a delay block in the loop. The corresponding multi-rate Simulink
scheme is automatically translated into a synchronuous program with [25], while
preserving semantics of each Simulink blocks. Synchronuous language LUSTRE
[26] is used for mono-periodic blocks whereas PRELUDE [27] describes multi-
period assemblies. PRELUDE is a formal language designed for the specification
of the software architecture of a critical embedded control system and deals with
real-time aspects of multi-periodic systems. In particular rate transition opera-
tors (source of delays in the execution) are automatically generated and enable
the definition of communication patterns between blocks of different rates. The
corresponding code is then simulate with the SchedMcore toolbox [28].
Then by modifying the delay’s value and exploiting this toolchain, the time-
domain behavior of the closed-loop system can be easily studied and the value
of stability margin validated with respect of real-time constraints. We empha-
size that the value of the delay leading to the limit of stability with real-time
simulation corresponds to the one obtaining with Matlab Simulink , when
rate transition blocks introduce minimal delays (no configuration options). In
this case, safe and deterministic data transfers are not guaranteed, contrary to
the SchedMcore toolbox. Moreover, and interestingly, the obtained delay mar-
gin exactly match the one obtained with the proposed HSDMA, which double
check our proposed approach.
4 Conclusions and perspectives
In this paper we addressed the problem of evaluating the exact delay margin
for hybrid system by focusing on the case where a discrete-time controller is in-
terconnected to a continuous-time dynamical model. This problem is obviously
not new, and rarely addressed as it. Even if we do not claim of having solved
this problem, nevertheless, in this paper we provide a simple but yet effective
way to attack it by providing a systematic procedure to evaluate some classical
stability properties on a hybrid closed-loop system. This approach is based on
a rational continuous-time model approximation of the discrete-time controller,
connected to the standard continuous domain tools for delay stability margin
computation. As a matter of fact, the resulting approach is both efficient and
numerically efficient (and scalable). Such an analysis might be considered for
additional margin computation.
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